

# Nikita Lazarev | CV

Aurora Street – Ithaca – NY, USA

+16073790757 • nl524@cornell.edu

## Research Interests

---

**Computer Hardware:** Networking Hardware, SmartNICs, FPGAs, System Interconnects

**Computer Systems:** Networking and Distributed Systems, Kernel Bypass Technologies

**Application Domains:** Low-Latency Systems, Datacenter Systems, 5G and vRAN

**Current Research Focus:** (1) Pushing further and making practical the tight integration of datacenter machines via closely-coupled with processors FPGAs; (2) Making 5G vRAN stacks as a cloud native feature by leveraging advances in low-latency networking and realtime distributed systems.

## Education

---

<b>Cornell University</b> <i>Computer Engineering: PhD</i>	<b>Ithaca, NY, USA</b> 2019–
<b>Swiss Federal Institute of Technology (EPFL)</b> <i>Computer Science: MS</i>	<b>Lausanne, Switzerland</b> 2016–2018
<b>Bauman Moscow State Technical University</b> <i>Electrical Engineering &amp; Robotics: Engineer</i>	<b>Moscow, Russia</b> 2010–2016

## Research Experience

---

<b>Industry.....</b>	
<b>Microsoft Azure for Operators Research (part-time researcher)</b> <i>Layer disaggregation and workload migration in 5G/vRAN stacks</i>	<b>Redmond, WA, USA</b> 06.2021 - now
Research and development towards enabling MAC/PHY layer disaggregation and 5G workload migration in the future Azure vRAN infrastructure. I developed a DPDK-based component for the layer disaggregation, and implemented and tested cell migration logic in FlexRAN, both in local and distributed settings under the real 5G workload.	
<b>Microsoft Research, Systems and Networking lab (internship)</b> <i>FPGA-based implementation of a transport network layer for the specific workload</i>	<b>Cambridge, UK</b> 06.2018 - 09.2018
Fork of the Microsoft FaRM project. The goal is to design a CPU-free datastore architecture for the applications in distributed graph databases and key-value stores. Such applications cause intense network traffic composed of small randomly addressed packets, and my task was to design the transport layer adopted for such workload. As the result, the network performance was improved by 30% in comparison with the previously used transport layer.	
<b>Microsoft Research, Systems lab (internship)</b> <i>Hardware acceleration of real-time IoT AI algorithms</i>	<b>Bangalore, India</b> 08.2017 - 02.2018
Two ML algorithms have been optimized at MSRI in order to fit on resource-constrained IoT devices. In this project, I was working on a design of an FPGA-based heterogeneous SoC for efficient implementation of those optimized algorithms in hardware. The designed SoC enables low-latency implementation of the algorithms, and it is generic: both algorithms can be implemented leveraging exposed SW interfaces without changing the hardware.	
<b>Samsung Research Center (part-time)</b> <i>Junior software developer: compiler technologies and systems</i>	<b>Moscow, Russia</b> 2014 - 2016
Android ART compiler and runtime optimization. Focus on compiler optimization: loop transformations, division optimization, heterogeneous back-end support. Focus on runtime optimization: hash tables for Java strings. Research focus: speed-up of class loading by static analysis of the class references.	

## Academia.....

<b>Cornell University</b> <i>Independent research, supervisor: Prof. Zhiru Zhang, Prof. Christina Delimitrou</i> FPGAs in datacenters: exploring the opportunities of closely-coupled FPGAs for improving networking performance and acceleration of datacenter tax functions.	<b>Ithaca, NY, USA</b> 02.2020 -
<b>Swiss Federal Institute of Technology (EPFL)</b> <i>Term project, supervisor: Prof. Babak Falsafi</i> Development of a lightweight VLIW-like SIMD core for a neural processor	<b>Lausanne, Switzerland</b> 02.2018 - 07.2018
<b>Swiss Federal Institute of Technology (EPFL)</b> <i>Research assistantship: setup of a quantum mechanics experiment</i> Development and production of a fast FPGA-based PID control system for lasers	<b>Lausanne, Switzerland</b> 02.2017 - 07.2017
<b>Bauman Moscow State Technical University</b> <i>Term project</i> Phasechronometric measurement device: FPGA programming and PCB design	<b>Moscow, Russia</b> 2013 - 2014
<b>Lomonosov Moscow State University</b> <i>Independent project</i> Brain - computer interface: RF-PCB design, microcontroller firmware development, deep learning	<b>Moscow, Russia</b> 2012 - 2013

## Teaching Experience

<b>Cornell University</b> <i>Digital logic and computer organization (ECE-2300): teaching assistant</i> Keywords: computer architecture, FPGA, Verilog	<b>Ithaca, NY, USA</b> 2021
<b>EPFL</b> <i>Real-time embedded systems (CS-476): teaching assistant</i> Keywords: FPGA, hardware accelerator, VHDL	<b>Lausanne, Switzerland</b> 2018
<b>Microsoft Research</b> <i>Tutorial: introduction to FPGAs</i> Keywords: FPGA, hardware accelerator	<b>Bangalore, India</b> 2017
<b>Bauman Moscow State Technical University</b> <i>Implementation of control systems: guest lecturer</i> Keywords: control systems, PID, microcontrollers	<b>Moscow, Russia</b> 2015

## Key implementation skills

### Software skills.....

**Top programming languages:** C++, Python, C, Scala, Java

**Domains:** Kernel bypass networking, distributed systems, vRAN and 5G, realtime and embedded systems, machine learning, compiler optimization and runtime systems

### Hardware skills.....

**RTL languages:** System Verilog, VHDL, Chisel

**HLS languages:** SystemC

**Domains:** SmartNICs and networking devices, AI accelerators

## Key research/theoretical skills

Theory of algorithms, distributed systems, computer systems, machine learning, probability and statistics, complexity theory, basics of signal processing and control, basics of game theory

## Languages

**Russian:** Mother tongue

**English:** Fluent

**French:** Elementary

## Selected Publications

---

- **A Roadmap for Enabling a Future-Proof In-Network Computing Data Plane Ecosystem**  
D. Kim, N. Lazarev, T. Tracy, F. Siddique, H. Namkung, J. Hoe, V. Sekar, K. Skadron, Z. Zhang, S. Seshan  
*Arxiv pre-print, October, 2021*
- **Dagger: Efficient and Fast RPCs in Cloud Mcroservices with Near-Memory Reconfigurable NICs**  
Nikita Lazarev, Neil Adit, Shaojie Xiang, Zhiru Zhang, Christina Delimitrou  
*ASPLOS'21, April, 2021*
- **Dagger: Towards Efficient RPCs in Cloud Microservices with Near-Memory Reconfigurable NICs**  
Nikita Lazarev, Neil Adit, Shaojie Xiang, Zhiru Zhang, Christina Delimitrou  
*IEEE Computer Architecture Letters, August, 2020*
- **Phase-Chronometric System for Monitoring Turning Processes**  
D. Boldasov, N. Lazarev, A. Syrisky  
*The Devices (in Russian), May, 2015*

## Patents

---

- **Precise FPGA-based time measurement system for real-time turning process monitoring**  
A. Syrisky, D. Boldasov, N. Lazarev, A. Komshin  
*Registration number: RU2019610688*

## Achievements

---

- IEEE Micro "Top Picks from the Computer Architecture Conferences": Honorable Mention, 2022
- Cornell University Graduate Research Fellowship (Jacobs Scholarship), 2019
- Russian Presidential Scholarship, 2016
- Medal for Excellent Graduation, 2016
- Samsung R&D "Above and Beyond" Award, 2015
- 2nd Place on the National Olympiad for Physics and Mathematics, 2010
- 1st Place on the Regional Competition of Programming Projects for High School Students, 2010